An asynchronous ternary logic signaling system

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An asynchronous ternary logic signaling system

This paper presents a new approach to an on-chip asynchronous transmission system suitable for next generation asynchronous on-chip networks. It implements multivalued logic to reduce the number of wires and a low-voltage swing for lower dynamic power dissipation. Furthermore, the transmission system described here enjoys fully static design and has zero static power consumption. Two versions o...

متن کامل

Ternary Logic in a Positional Control System

The application of COS/MOS integrated circuits in the construction of a three-valued positional control system is presented. A unit-distance ternary code and the design of a ternary encoder are given. A ternary code converter able to translate this unit-distance code to the signed ternary code is described. A ternary threshold level detector is required to convert a noisy, slowly-changing, anal...

متن کامل

A Logic Based Asynchronous Multi-Agent System

We present a logic programming based asynchronous multi-agent system in which agents can communicate with one another; update themselves and each other; abduce hypotheses to explain observations, and use them to generate actions. The knowledge base of the agents is comprised of generalized logic programs, integrity constraints, active rules, and of abducibles. We characterize the interaction am...

متن کامل

Delay-Insensitive Ternary Logic

This paper develops a delay-insensitive (DI) digital design paradigm that utilizes ternary logic as an alternative to dual-rail logic for encoding the DATA and NULL states. This new Delay-Insensitive Ternary Logic (DITL) paradigm is compared with other DI paradigms, such as Pre-Charge HalfBuffers (PCHB) and NULL Convention Logic (NCL), showing that DITL significantly outperforms PCHB and NCL in...

متن کامل

On the Realisation of Delay-Insensitive Asynchronous Circuits with CMOS Ternary Logic

The realisation of Delay-Insensitive (DI) asynchronous circuits with a CMOS ternary logic is described in this paper. The main advantage of temary logic is the easy realisation of a handshake protocol that significantly reduces the communication requirement, one of the major drawback of asynchronous logic. It is shown how general purpose delay-insensitive circuits are designed with standard ter...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

سال: 2003

ISSN: 1063-8210,1557-9999

DOI: 10.1109/tvlsi.2003.819571